

What is Claimed is:

- 1 1. A method for conversion of signals, comprising:
2 receiving a first plurality of bits from a first signal;
3 performing a look-up in a table with a first subset of bits in the first plurality of
4 bits to generate a result;
5 adding the result to a sum;
6 performing another look-up in the table with the next subset of bits in the first
7 plurality of bits and adding the result to the sum until a look-up with a last subset of bits in the
8 first plurality of bits is performed and the result added to sum;
9 providing the sum as a first multiple bit value of a second signal; and
10 receiving a second plurality of bits from the first signal and converting to a second
11 multiple bit value of the second signal using the steps described above until all bits in the first
12 signal have been converted.

- 1 2. The method of Claim 1, wherein the first signal is a direct stream digital (DSD)
2 signal.

- 1 3. The method of Claim 1, wherein the second signal is a pulse code modulated
2 (PCM) signal.

- 1 4. The method of Claim 1, wherein each plurality of bits has the same number of bits
2 and each subset of bits in the plurality of bits has the same number of bits.

- 1 5. The method of Claim 4, wherein the table is a two dimensional array containing a
2 plurality of elements, the size of the first dimension equal the number of bits in the plurality of
3 bits divided by the number of bits in the subset of the plurality of bits, the size of the second
4 dimension equal to $2^{(\text{number of bits in subset})}$.

1 6. The method of Claim 5, wherein each element contains one multiple bit result,
2 wherein performing the look-up in the table comprises accessing the element in the array that
3 corresponds to the number of the subset in the plurality of bits and the value of the subset of bits.

1 7. A method for conversion of direct stream digital (DSD) signals to pulse code
2 modulated (PCM) signals, comprising:
3 receiving a first plurality of bits from the DSD signal;
4 performing a look-up in a table with a first word in the first plurality of bits to
5 generate a result;
6 adding the result to a sum;
7 performing another look-up in the table with the next word in the first plurality of
8 bits and adding the result to the sum until a look-up with a last word in the first plurality of bits is
9 performed and the result added to sum;
10 providing the sum as a first multiple bit value of a PCM signal; and
11 receiving a second plurality of bits from the DSD signal and converting to a
12 second multiple bit value of the PCM signal using the steps described above until all bits in the
13 DSD signal have been converted.

1 8. The method of Claim 7, wherein each plurality of bits has the same number of bits
2 and each word in the plurality of bits has the same number of bits.

1 9. The method of Claim 8, wherein the table is a two dimensional array containing a
2 plurality of elements, the size of the first dimension equal the number of bits in the plurality of
3 bits divided by the number of bits in the word, the size of the second dimension equal to $2^{(\text{number of}$
4 bits in word)

1 10. The method of Claim 9, wherein each element contains one multiple bit result,
2 wherein performing the look-up in the table comprises accessing the element in the array that
3 corresponds to the number of the word in the plurality of bits and the value of the word.

1 11. An apparatus for conversion of signals, comprising:
2 a first-in-first-out (FIFO) buffer that contains a plurality of bits from a first signal,
3 wherein the plurality of bits is further divided into a plurality of subset of bits of the same size;
4 a look-up table coupled to the FIFO buffer, wherein the look-up table generates a
5 result for each of the plurality of subset of bits; and
6 an accumulator coupled to the look-up table, the accumulator holding the results
7 added together, wherein after adding the result for the last subset of bits in the plurality of bits,
8 the accumulator generates at an output a multiple bit second signal.

1 12. The apparatus of Claim 11, further comprising an address generator connected to
2 the FIFO buffer and look-up table, said address generator providing to the look-up table the
3 address of a section in the look-up table corresponding to each of the plurality of subset of bits,
4 each of said sections including a plurality of results for each subset of bits, wherein the value of
5 the subset of bits selects one of the plurality of results.

1 13. The apparatus of Claim 12, wherein the address of each section in the look-up
2 table corresponding to each of the plurality of subset of bits is sequential.

1 14. The apparatus of Claim 11, wherein the first signal is a direct stream digital
2 (DSD) signal.

1 15. The apparatus of Claim 11, wherein the second signal is a pulse code modulated
2 (PCM) signal.

1 16. The apparatus of Claim 11, wherein the look-up table is contained in a memory
2 located on a digital signal processor (DSP).

1 17. The apparatus of Claim 11, wherein the look-up table is contained in an external
2 memory coupled to a digital signal processor (DSP).

1 18. An apparatus for conversion of direct stream digital (DSD) signals to pulse code
2 modulated (PCM) signals, comprising:

3 a first-in-first-out (FIFO) buffer that contains a plurality of bits from the DSD
4 signal, wherein the plurality of bits is further divided into a plurality of words of the same size;

5 a look-up table coupled to the FIFO buffer, wherein the look-up table generates a
6 result for each word; and

7 an accumulator coupled to the look-up table, the accumulator holding the results
8 added together, wherein after adding the result for the last word in the plurality of bits, the
9 accumulator generates at an output a multiple bit PCM signal.

1 19. The apparatus of Claim 18, further comprising an address generator connected to
2 the FIFO buffer and look-up table, said address generator providing to the look-up table the
3 address of a section in the look-up table corresponding to each of the plurality of words, each of
4 said sections including a plurality of results for each word, wherein the value of the word selects
5 one of the plurality of results.

1 20. The apparatus of Claim 18, wherein the look-up table is contained in a memory
2 located on a digital signal processor (DSP).

1 21. The apparatus of Claim 18, wherein the look-up table is contained in an external
2 memory coupled to a digital signal processor (DSP).

1 22. An apparatus for conversion of signals, comprising:
2 means for receiving a first plurality of bits from a first signal;
3 means for performing a look-up in a table with a first subset of bits in the first
4 plurality of bits to generate a result;
5 means for adding the result to a sum;
6 means for performing another look-up in the table with the next subset of bits in
7 the first plurality of bits and adding the result to the sum until a look-up with a last subset of bits
8 in the first plurality of bits is performed and the result added to sum;

- 9 means for providing the sum as a first multiple bit value of a second signal; and
- 10 means for receiving a second plurality of bits from the first signal and converting
- 11 to a second multiple bit value of the second signal using the steps described above until all bits in
- 12 the first signal have been converted.